Ravindra Kumar Ahirwar, Prof. Suresh S. Gawande. “VHDL Implementation of Reversible Arithmetic Logic Unit Using Bidirectional Gate”. International Journal of Advanced Research and Multidisciplinary Trends (IJARMT) 2, no. 1 (January 20, 2025): 110–121. Accessed July 25, 2025. https://ijarmt.com/index.php/j/article/view/50.