Ravindra Kumar Ahirwar, Prof. Suresh S. Gawande, “VHDL Implementation of Reversible Arithmetic Logic Unit using Bidirectional Gate”, IJARMT, vol. 2, no. 1, pp. 110–121, Jan. 2025.