Ravindra Kumar Ahirwar, Prof. Suresh S. Gawande. 2025. “VHDL Implementation of Reversible Arithmetic Logic Unit Using Bidirectional Gate”. International Journal of Advanced Research and Multidisciplinary Trends (IJARMT) 2 (1):110-21. https://ijarmt.com/index.php/j/article/view/50.