Ravindra Kumar Ahirwar, Prof. Suresh S. Gawande. (2025). VHDL Implementation of Reversible Arithmetic Logic Unit using Bidirectional Gate. International Journal of Advanced Research and Multidisciplinary Trends (IJARMT), 2(1), 110–121. Retrieved from https://ijarmt.com/index.php/j/article/view/50