Ravindra Kumar Ahirwar, Prof. Suresh S. Gawande. VHDL Implementation of Reversible Arithmetic Logic Unit Using Bidirectional Gate. IJARMT 2025, 2, 110-121.