Teepu Sultan,Prof. Suresh S. Gawande 2025. VLSI Architecture for FIR Filter using Radix-4 Booth Multiplier and CBL Adder. International Journal of Advanced Research and Multidisciplinary Trends (IJARMT). 2, 1 (Feb. 2025), 390–402.